NVIDIA adds physics stack to agentic engineering

NVIDIA adds physics stack to agentic engineering

NVIDIA has expanded its toolkit for AI assisted semiconductor engineering. Physics informed models, accelerated solvers, and deeper EDA integrations extend the platform across chip, package, and PCB development.


IN Brief:

  • NVIDIA has expanded its Agent Toolkit with engineering models, accelerated solvers, and physics informed AI.
  • Integrations with Cadence, Siemens, and Synopsys connect the platform to established semiconductor design workflows.
  • Verification, traceability, and protection of proprietary design data will govern production adoption.

NVIDIA has expanded its Agent Toolkit with physics informed models, accelerated mathematical solvers, and integrations designed to carry agentic AI further into semiconductor and electronic system development. The platform now spans tasks from register transfer level design and device simulation to package development, PCB engineering, verification, and multidisciplinary optimisation.

Nemotron 3 Ultra reasoning models sit alongside PhysicsNeMo and a wider set of CUDA-X engineering libraries, giving software developers components that can connect language based agents with numerical tools. New libraries include cuISS for iterative sparse solvers, cuDSS for direct sparse solvers, and cuEST for quantum chemistry calculations, extending accelerated computing into workloads that underpin electromagnetic, structural, thermal, fluid, and device simulation.

PhysicsNeMo provides methods for training and deploying models that incorporate physical constraints rather than depending solely on statistical relationships learned from general datasets. Within a design flow, such models can screen alternatives, estimate behaviour, or reduce the number of computationally expensive simulations required before a candidate proceeds to detailed analysis.

NVIDIA is also combining Nemotron 3 Ultra with ACE-RTL, its model for semiconductor register transfer level work. Generated code and design suggestions can therefore be placed within a workflow that also examines logic, timing, power, and implementation constraints, rather than being treated as isolated text outputs.

Cadence, Siemens, and Synopsys are integrating NVIDIA technology into established engineering environments. Cadence is using accelerated computing within AuraStack for PCB and advanced package development, while Siemens has applied GPU acceleration and language models to library characterisation and other semiconductor workflows. Synopsys, meanwhile, is extending accelerated simulation and AI supported design across its portfolio.

Agents move into verified design flows

The engineering model emerging from those integrations is more structured than a general purpose assistant. An agent may propose an architecture, prepare simulation inputs, invoke a trusted solver, compare the result with a design requirement, and revise the implementation, while the final numerical or logical evidence still comes from recognised engineering tools.

Siemens has already introduced self verifying agents that check generated outputs against established EDA tools, and the expanded NVIDIA stack supplies a common accelerated computing layer beneath several comparable systems. The combination brings formerly separate activities closer together, particularly where package, board, thermal, mechanical, and electrical constraints interact early in a project.

Faster analysis can increase the number of design alternatives examined within a fixed schedule. Package structures, cooling arrangements, power delivery networks, and board layouts may be compared before architectural choices harden, reducing the risk that a downstream thermal or electromagnetic problem forces an expensive redesign.

Although automation can remove repetitive work, it does not make engineering evidence optional. Proprietary design data, licensed intellectual property, customer material, export controlled technology, and manufacturing information require controlled access, while generated actions need an auditable record showing which tools were called, which assumptions were used, and why one result was accepted over another.

Reproducibility presents a related challenge because semiconductor release processes are built around deterministic tools, controlled versions, and identifiable engineering responsibility. Agents may remove repetitive setup and accelerate analysis, but constraint definition, model validity, corner conditions, and sign off remain the responsibility of the organisation releasing the silicon, package, or board.

Model deployment will consequently depend as much on governance as on inference performance. Engineering teams need stable interfaces between agents and tools, protected local or private computing environments, versioned prompts and models, and clear limits on the actions an autonomous system may take without review.

NVIDIA is supplying the models, accelerated libraries, and computing infrastructure, while established EDA companies retain the domain specific environments used for simulation, verification, and release. That division gives agentic engineering a credible route into production because automation can coordinate more of the workflow without displacing the trusted tools that provide the evidence behind a completed design.


Stories for you