Synopsys reports Design Automation growth

Synopsys reports Design Automation growth

Synopsys reported stronger quarterly growth led by Design Automation sales. Third-quarter revenue reached $2.477 billion as EDA, Ansys engineering software, and design IP supported higher full-year expectations.


IN Brief:

  • Synopsys reported fiscal third-quarter revenue of $2.477 billion, up from $1.740 billion.
  • Design Automation generated $2.003 billion and represented 80.9% of quarterly revenue.
  • Full-year revenue guidance has risen to $9.69–9.74 billion, although comparisons include the enlarged Ansys portfolio.

Synopsys has reported fiscal third-quarter revenue of $2.477 billion, up from $1.740 billion a year earlier, with Design Automation accounting for 80.9% of the total. The company has raised its full-year revenue expectations as demand remains strong across EDA, Ansys engineering software, and design IP.

Design Automation revenue reached $2.003 billion for the quarter ended 31 July, compared with $1.312 billion in the equivalent period last year. The segment generated adjusted operating income of $905 million and an adjusted operating margin of 45.2%, while Design IP contributed $473.8 million of revenue.

The year-on-year comparison needs qualification because Synopsys now includes Ansys products within Design Automation following its acquisition of the engineering simulation company. The segment also includes advanced silicon design and verification, system integration, FPGA design software, manufacturing software, and related products, so the increase reflects both underlying demand and a materially broader portfolio.

That broader portfolio follows a change in the semiconductor design problem itself. Advanced chips are increasingly developed as systems in which logic, memory, package, power delivery, signal integrity, thermal behaviour, and mechanical constraints interact before tape-out. An electrically correct die can still fail its system targets if package parasitics, heat flow, or power integrity have been considered too late.

Synopsys has been moving its product strategy towards that silicon-to-systems model. Its work with TSMC, for example, spans AI-assisted EDA, advanced nodes, multi-die design, 3DFabric packaging, and electrical and thermal analysis. That combination reflects how implementation and sign-off now extend beyond the traditional boundary of an individual chip.

AI is influencing the market from both directions. Larger AI processors, networking devices, and accelerator systems increase the complexity that design teams have to manage, while EDA suppliers are also using machine learning and increasingly agentic software to automate placement, routing, verification, optimisation, and design-space exploration.

Automation can reduce manual iteration, but semiconductor sign-off remains a deterministic engineering process. A tool can propose a layout or optimisation more quickly, yet the result still has to satisfy timing, power, physical verification, reliability, and manufacturing constraints. Traceability also matters because engineering teams need to know which data, rules, models, and tool versions produced a particular result.

Multi-die integration adds another layer. Separating functions across chiplets can improve reuse, yield, or process-node selection, but die-to-die links, package routing, power delivery, thermal gradients, test access, and mechanical assembly then become part of the architecture. Those interactions are one reason multiphysics simulation has moved closer to the centre of semiconductor design rather than remaining a downstream mechanical exercise.

The Synopsys-Ansys combination is intended to connect more of those analyses inside one engineering portfolio. The harder task is workflow integration: customers will judge the acquisition by whether electrical, thermal, mechanical, and semiconductor models can move between tools without excessive conversion, duplicated setup, or inconsistent data.

For fiscal 2026, Synopsys now expects revenue between $9.69 billion and $9.74 billion, with a midpoint of $9.715 billion. The company also expects double-digit EDA growth and has raised guidance for non-GAAP operating margin, earnings per share, operating cash flow, and free cash flow. Third-quarter GAAP net income was $545.8 million, while non-GAAP net income was $752.5 million.

The financial figures are useful mainly because they show where customers are spending. More than four-fifths of quarterly revenue came through Design Automation, although the segment’s expanded Ansys content means it should not be read as a pure EDA number. What it does show is continued demand for software that helps engineering teams manage a design space growing across more physical domains.

Whether that growth persists will depend on semiconductor investment, export controls, customer budgets, and how well Synopsys integrates its enlarged portfolio. The immediate quarter suggests that complexity remains a durable source of demand. As advanced chips become multi-die systems whose electrical behaviour is inseparable from thermal and mechanical limits, the design toolchain is being asked to carry rather more of the risk before expensive hardware is built.


Stories for you


  • AmpliTech secures three phased-array MMIC design wins

    AmpliTech secures three phased-array MMIC design wins

    AmpliTech has secured three custom MMIC wins for satellite communications. The GaAs components were competitively selected for an undisclosed phased-array platform after design and qualification work against system-level RF requirements.


  • Synopsys reports Design Automation growth

    Synopsys reports Design Automation growth

    Synopsys reported stronger quarterly growth led by Design Automation sales. Third-quarter revenue reached $2.477 billion as EDA, Ansys engineering software, and design IP supported higher full-year expectations.