Category: Processors
-
Dnotitia has received first silicon for its dedicated vector processor. Chip-level characterisation is under way before planned ASIC system evaluations during the fourth quarter.
-
IndieSemiC has launched a VEGA-based system module with LoRa connectivity. The design combines C-DAC’s THEJAS32 RISC-V processor with an IndieSemiC radio module.
-
Laser fault injection can restore secure debug access on RP2350. Ledger Donjon demonstrated the attack on A4 silicon using destructive preparation and specialist laboratory equipment.
-
MemryX and Lenovo are expanding Saudi sovereign edge AI deployments. Their platform combines ThinkEdge servers with Cascade 100P accelerators to process video and sensor data locally across infrastructure and industrial applications.
-
Ambarella has launched its first standalone edge AI accelerator chip. X7 connects to Arm or x86 hosts through PCIe Gen 3 or USB 3.2 and is sampling alongside an M.2 reference design.
-
Arteris has expanded its chiplet interconnect portfolio for multi-die designs. FlexGen Multi-Die extends non-coherent network-on-chip functions across UCIe links while preserving traffic control, quality of service, and design reuse.
-
Cadence Tensilica IP drives Analog Devices’ next SHARC processor architecture. The SHARC-FX core moves ADI’s automotive DSP platform to 16nm while adding higher performance, AI processing, security, memory, and connectivity capabilities.
-
Signaloid plans chiplet versions of its UxHw stochastic accelerator technology. Open Chiplet Atlas participation follows tapeout of its dedicated C0 ASIC.
-
Axelera AI has launched Europa for enterprise inference deployments today. The 629-TOPS accelerator is shipping in validated Dell and Supermicro systems.
-
EUCLYD has raised over €200 million for AI infrastructure development. The Eindhoven company is combining ASIC compute, memory, packaging, and rack-level design.