Category: Design engineering
-
Palomino has completed its acquisition of interconnect specialist Vega Links. The combined organisation is developing copper, MicroVCSEL, and MicroLED chipsets for connections spanning short-reach artificial-intelligence computing infrastructure.
-
China has substantially strengthened protections for integrated-circuit layout designs nationwide. Revised rules raise originality requirements, clarify commercial use, and introduce stronger infringement remedies from 15 October.
-
Arm has added runtime evidence to AI-assisted software performance analysis. Dynamic Insights links supported profiling runs with LLM reasoning while keeping the underlying measurements available for engineers to inspect.
-
Bruker has launched two detectors for faster nanoscale materials analysis. The systems combine direct-electron, X-ray, and back-scattered-electron measurements for semiconductor, thin-film, battery, and nanostructure workflows.
-
CEA-Leti is moving three dimensional integration into future AI architectures. Fine pitch hybrid bonding is being developed alongside new approaches to power, memory, cooling, and test.
-
Delta’s automotive charging process has reached ASPICE Capability Level 2. The assessment covers managed development across engineering, testing, and final validation.
-
Altus is expanding its Redditch headquarters around connected production lines. The centre will integrate SMT, through hole, backend, and component management equipment.
-
NVIDIA has expanded its toolkit for AI assisted semiconductor engineering. Physics informed models, accelerated solvers, and deeper EDA integrations extend the platform across chip, package, and PCB development.
-
Toray’s polymer film could substantially reduce lithium ion collector weight. The copper coated substrate is now being sampled from production equipment.
-
Infineon’s configurable automotive eFuse brings software control to wire protection. SPOC Wire Guard supports zonal architectures, diagnostics, and fail operational systems.